In this paper, a methodology for the characterization and modeling of pattern-dependent problems in copper interconnect topography is presented. For the electroplating process, the methodology consists of test structure and mask design to examine feature scale copper step height and the height of copper array regions as a function of underlying layout parameters. Semiempirical response surface models are then generated with model parameters extracted from conventional and superfill plating processes. Once the models are calibrated, layout parameters including pattern density, linewidth distributions, and line length are extracted for each cell in a 40 ϫ 40 m discretization of any random chip layout. Then, a chip-scale prediction is achieved by simulating generalized average heights for each grid cell across the entire chip. The prediction result shows root mean square errors of less than 1000 Å for array height and around 500 Å for step height. This methodology provides the first known chip-scale prediction of electroplated topography. Copper metallization, which has replaced traditional aluminum technology for state-of-the-art integrated circuits ͑IC's͒, is expected to have 10 levels of metal with as small as 50 Å of copper thickness loss for minimum feature arrays and less than 150 Å of wide copper line loss by the year 2010.
Copper metallization, which has replaced traditional aluminum technology for state-of-the-art integrated circuits ͑IC's͒, is expected to have 10 levels of metal with as small as 50 Å of copper thickness loss for minimum feature arrays and less than 150 Å of wide copper line loss by the year 2010. 1 This is a challenging future requirement for the current chemical mechanical polishing ͑CMP͒ process, especially when current planarization technology often exceeds 1000 Å of copper loss in dense regions. The constraint on copper planarization is made more difficult by the incoming topography variation from copper electroplating, where a large bulge or recess may be present depending on the size of feature arrays. This incoming topography variation impacts the CMP performance directly by causing varying removal rates of copper on different pattern regions. 2 Thus, it is critical to have a systematic methodology for the characterization and modeling of pattern-dependent issues and problems in both copper electroplating and subsequent CMP processes. The chip-scale modeling for CMP, presented by Tugbawa, 3 can be integrated with the work presented in this paper where the focus is the development of a modeling methodology for electroplated surface topography.
The as-electroplated surface topography can be characterized by two height parameters: a feature scale step height ͑SH͒ and an array height ͑AH͒, as shown in Fig. 1 for a superfill ͑also known as bottom-up fill͒ electroplating process. SH is defined as the height associated with each copper line. If the copper sticks up due to the superfill effect, then the height is assigned a positive number; whereas, if the copper line recesses, as is common in conformal fill processes, then SH is assigned a negative number. AH is defined as the height difference between the top of the raised features in an array and the flat copper field region over wide oxide. Similar to the SH definition for positive and negative assignments, the AH is referenced to the field area which is defined to be at zero. Thus, when a bulge is present ͑as for fine line and fine space regions͒, we have a positive AH; whereas, when the overall array region is recessed with respect to the field area, we have a negative AH.
The magnitude of bulge or recess and SHs are dependent on feature sizes including both linewidth and space. For large features, conformal plating is observed, indicating that there is no impact on large features from the added chemistries used to achieve superfill. However, for fine arrays of lines, copper is filled above the field level nearby, and for large lines with fine spaces, a recess may be present in the copper surface topography. Also, it is possible to have copper sticking up above a trench when the trenches are narrow and spaces are large.
The remainder of this paper is organized into seven sections. The next section outlines the overall methodology for electroplating characterization and modeling, and the subsequent sections discuss in detail each part of the methodology. First, the test structure and mask design are described. Then, electroplating characterization is presented, followed by modeling of electroplated surface topography. We then describe layout parameter extraction and chip-scale simulation using the developed model. Finally, chip-scale plating prediction results are presented, and the conclusions are given.
Characterization and Modeling Methodology
An overall methodology for the development and application of a pattern-dependent electroplating model coupled to the characterization method is presented in Fig. 2 with an overall goal of chipscale thickness simulations for any random layout. To characterize the as-plated copper topography variation for a particular electroplating process, a wafer patterned with a dedicated test mask is processed. Once a wafer is electroplated, we can measure SH, array bulge or recess, and field thickness to understand pattern-dependent behaviors in electroplated surface profiles. Based on key pattern dependencies and their trends, a semiempirical pattern-dependent model can be formulated that captures the key pattern effects as a function of underlying layout patterns. With characterization and model formulation, one can understand the fundamental limitations of these thickness variations for a specific process.
In addition to experimentally inducing and characterizing pattern-dependent thickness variations, we want to predict thickness variations across an entire chip by relating layout parameters such as pattern density and linewidth with calibrated model coefficients. Thus, a layout parameter extraction algorithm must be developed so that an extracted layout result can be efficiently used with the model in predicting chip-level variations. The calibrated model and extracted layout parameters are used with a chip-scale simulation procedure to predict chip-scale thickness variation for any arbitrary layout. Furthermore, the model-based simulation can be used to develop intelligent design rules for layout patterns to limit thickness variations. Detailed descriptions for each part of the methodology are presented in the subsequent sections.
Mask Description
The key underlying vehicle that enables characterization and modeling of copper interconnect pattern dependency is a test mask. The test mask described here is specifically designed to target layout pattern-dependent behavior and related studies for copper metallization including both electroplating and subsequent CMP planarization. This test mask has evolved from the original test mask version 1.0 4 through experimental studies and subsequent enhancements of mask designs.
To mimic interconnect, arrays of lines and spaces form the fundamental test structure for the study of pattern dependencies. Figure  3a shows a test structure that incorporates two regions or elements. The isolated line on the left gives the pattern effect due to an isolated line with minimal surrounding influence, and this is used to obtain isolated feature plating SH information. The array region gives information about array bulge or recess in electroplating, as well as feature SH within array lines. There is a separation of 300-500 m between the isolated line and the associated array region, and this separation distance is large enough for the isolated line to be electroplated without array region influence. The entire array structure is relatively large (ϳ2000 ϫ 2000 m or larger͒ to maintain a uniform local pattern environment and is separated from neighboring structures ͑including the associated isolated line͒ by a substantial oxide spacing of 500 m to decouple interactions among structures and to give a large field area to serve as measured surface profile reference points.
Using the basic line/array test pattern, the test mask consists of various combinations of linewidths and line spaces for covering a wide range of patterns to capture and identify key layout dependencies in the plating process. The mask is a single-level mask of die size 20 ϫ 20 mm with a minimum geometry of 0.25 m for linewidth and 0.25 m for line space, and a maximum geometry of 500 m lines. The layout of the test mask is shown in Fig. 3b , and the shaded areas ͑e.g., shaded lines͒ correspond to the test structures. The top two rows of structures are pitch structures, where the pitch is varied from 0.5 to 200 m at a fixed pattern density of 50% ͑i.e., same linewidth and line space͒. Pitch is defined as the sum of linewidth and line space. The other main pattern structures are density structures, where the density is defined as the ratio of linewidth to pitch. The range of copper pattern density for these structures is from 10 to 90% for different pitch lines, where high copper density indicates wider linewidth and narrower space.
Surface Profile Characterization
This section presents the characterization of as-plated copper topography variation as a function of various underlying layout parameters such as linewidth and line space using the test mask as the vehicle. First, an experimental setup is described, followed by topography variation trends and characterization.
Experimental setup and measurement.-For this study, a short flow process is used where an 8 in. wafer is deposited with oxide, patterned, and etched with a nominal trench depth of 5500 Å. Then, a tantalum-based barrier layer is deposited followed by copper seed deposition and electroplating using a Novellus tool. The nominal target thickness of 15,500 Å over wide field area ͑e.g., region without any trenches͒ is electroplated on the wafer surface.
Once the wafer is electroplated, we measure the relative surface heights for each of the patterns using a KLA-Tencor high-resolution profiler ͑HRP͒ as illustrated in Fig. 4 . The figure shows two example scans for SH and AH which exhibit different electroplating characteristics: a superfill plating and a more conformal fill plating process. Positive and negative notation is used as described in the introduction.
Characterization and trends.-For our characterization, we want to quantitatively examine both the SH and AH as a function of various underlying layout parameters and identify key trends. First, the surface profile scans are examined to observe qualitative trends in electroplating. The wide range of pattern-induced surface topography variation is shown in Fig. 5 . The surface profile scans are for pitch structures from 0.25 m width and space to 100 m width and space, as marked above each plot. Bulging of the array region can be seen for most of the structures in the top half of the figure, and a greater bulge is observed for narrower lines and spaces. However, the bulge decreases as the feature size increases, and the bulging effect becomes negligible for the arrays having 1 m width and space. For the surface profile scans in the still larger pitch structures, the bulging effect is gone, and conformal deposition becomes more dominant with some recess seen for 2-10 m array lines.
Furthermore, varying degrees of SH are observed: small features have practically no or very small SH, and large features show an SH saturated at approximately the designed trench depth. Similar bulging and conformal deposition characteristics are also present across different pattern structures ͑e.g., density structures͒, indicating that linewidth or space, rather than derived pattern factors of density and pitch, may be the dominant pattern factors influencing surface profile variation in electroplating.
These profiles provide qualitative insight into trends for various patterns. The SH and AH values, extracted from the surface profile scans, are then plotted as a function of underlying layout pattern factors. Figure 6 shows the SH as a function of the underlying line ͑copper trench͒ width. We can see from the top graph for the isolated lines that SH is positive for small isolated features, indicating a regime of superfill up to a linewidth of 1-2 m. SH then becomes negative as linewidth increases further, indicating a more conformal fill. Note that after about 10 m ͑marked by L W ), the SH saturates at a trench depth of around 5500 Å. A similar behavior is observed for the array lines, where SH again depends strongly on linewidth. The different SH values for a particular linewidth are from structures with the same linewidth but different line spaces and indicate that there is also a line space dependence in the plated SH.
For the AH, we also find that the trends are best captured as functions of linewidth and space. Figure 7 shows the AH dependence on linewidth. The AH is positive for small features, indicating bulging of copper due to superfill behavior. The bulging effect is larger for small features and increases as the linewidth decreases. As the linewidth becomes larger ͑between 1 and 10 m͒, the AH decreases and becomes negative, indicating array recess. Then, as the linewidth increases further, the AH saturates and reaches zero beyond a linewidth of 10 m ͑marked by L W ). ͓When AH vs. line space is plotted, a similar behavior is observed, where the AH is positive for small line spaces and then becomes negative before saturating to zero at around 10 m ͑marked by L S ).͔ The saturation to zero array height for large line spaces indicates that beyond 10 m of line space, the region can be treated as field area.
Overall, small features ͑small linewidths and spaces͒ show a superfill effect, where the SH and AH are large and positive. In con- trast, large features show conformal deposition, where the electroplated profile resembles the underlying trenches and spaces. The saturation width (L W ) and space (L S ) for the step height are approximately 10 m, and the same value is also observed as the saturation point in the AH trends. The SH and AH data can alternatively be examined as a function of pattern pitch or density to determine if there is a clear relationship between SH and these pattern factors. However, no clear trends in terms of these factors are observed.
Model Development and Calibration
We have seen that there are trends in electroplating that depend on the underlying layout parameters of linewidth and space. 5 The next step is to develop a model that captures the surface topography variation. We propose a multivariate response surface model that captures the surface topography variation for an electroplating process as a function of underlying layout parameters. A response surface model is appropriate in our case because our goal is to capture the surface topography variation in an effective manner and apply the model to any arbitrary layout across an entire chip for a chipscale simulation.
Semiempirical pattern-dependent model.-We want the response surface model to be physically motivated and able to capture the observed plating behavior. In a previous study, 6 physical mechanisms of electroplating [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] were examined to derive response surface model variables. It was found that plating should depend on both the linewidth and line space for basic plating mechanisms based on Faraday's law of electrolysis. For the superfill behavior, 1/͑width͒ has a direct influence on the deposition rate and thus on the final surface profile.
Thus, based on the physically motivated model parameters of width, space, 1/width, and width*space interactions, plus the second-order terms (W 2 and W Ϫ2 ) to capture any higher-order effects, the significance of each model factor is determined across five different data sets. The following response model is most effective at capturing AH and SH variations
where W is linewidth, S is line space, AH is array height, and SH is step height as defined earlier. As W becomes small, the superfill effect is dominant, and the 1/W and 1/W 2 terms become dominant. As W increases, conformal fill is dominant, and the 1/W and 1/W 2 terms become small and the W, S, and W • S terms become dominant to capture the conformal trend. A superfill electroplating process typically used for current copper metallization exhibits both superfill and conformal regimes depending on the feature size. Both regimes are captured in the model form instead of modeling for two regimes separately. This response surface model is tested over many sets of data from different plating recipes and different tools, and all fits are generally under 500 Å of root-mean-square ͑rms͒ error.
Model fit and model coefficient extraction.-Statistical analysis and model fits are considered in this section to demonstrate model parameter significance and overall data fits. Table I summarizes the result of the regression for the SH data; the model coefficients as well as an rms error and the significance are indicated. The SH model fit is shown in Fig. 8 as a function of linewidth; the overall trend is well captured with a model R 2 of 0.9793 and a fitting rms error of around 330 Å. Also, the significance test, Pr (Ͼ͉t͉), indicates that the model coefficients are all highly significant ͑to greater than 99.99% confidence͒.
For the AH fit, the constant and S (d A ) terms are only marginally significant, and the 1/W (b A ) term is not significant. Thus, in this particular case, coefficient b A is set to zero, and the model is refitted to data using the simplified model form
The obtained new set of model parameters, summarized in Table II, shows that the simplified model form is more significant and still captures the trend well. Our general model framework can be simplified in some cases depending on the electroplating process, and the model fit discovers this simplification as a natural part of the regression. The model fit vs. data is shown in Fig. 9 with the ''better'' simplified model. The fit for AH vs. linewidth captures both the superfill trends for small features and the conformal fill trends for large features. The rms error for the model fit is about 424 Å, and the R 2 value is 0.9546. The model shows good correlation between the data and the fit for both step and array height, and captures both the superfill effect for fine features and conformal fill for large features. The use of the model and the extracted model coefficients enables us to perform chip-level simulations, which are the focus of the next section.
Chip-Scale Simulation Procedure
The chip-scale simulation of electroplated topography is done by computing a generalized ''average'' AH and SH for a grid cell, where the grid cells are equally divided small regions on a die. The procedure for obtaining relevant layout information and using this information to perform chip-scale simulation is explained in detail in the next two sections, respectively. First, an example is used to illustrate the calculation of the average or effective AH and SH for a given grid cell, which is the key enabler for efficient chip-scale simulation. In this work, we choose a grid discretization using 40 ϫ 40 m cells. This is a trade-off between several considerations of sampling resolution, characteristic length scales in plating, 5, 6 and compatibility with the needs of subsequent CMP simulation. Fig. 10 , consisting of two regions with different copper linewidths and spaces. Region A occupies the left 24 m wide portion of the cell, and region B occupies the right 16 m portion of the 40 m wide grid cell. In the electroplated profile labeled Case 1 in the lower part of Fig. 10 , region A has a plated AH of Ϫ2000 Å and an SH of Ϫ3000 Å, and region B has an AH of 0 Å and an SH of Ϫ5000 Å. In the simplest approach, we might find an ''average'' AH and SH for this grid cell by computing the areaweighted averages as follows
Basis of topography averaging for chip-scale simulation.-An example cell is shown in
Using a similar method, we can find a positive AH avg of 900 Å (ϭ1500 ϫ 24/40) and SH avg of Ϫ2000 Å (ϭϪ5000 ϫ 16/40) for the alternative electroplated profile labeled Case 2, which has a pronounced array bulge for the region A. However, this simple average must be generalized in an important way to account for positive and negative SH values. A scenario where the effective SH is calculated to be zero even from existing SH topography helps to illustrate the problem. In a situation where half of the grid cell has a positive SH of 3000 Å and the other half has a negative SH of the same amount, the average SH is computed to be zero. An SH of zero suggests that the surface is flat or smooth, but this is not the case here. Thus, we generalize the ''average'' SH calculation to the following
where we take the absolute SH value of each region A and B, weight by the area occupied by each respective region, and divide by the total area.
Layout parameter extraction.-The next challenge is to extract meaningful information from the layout geometry data for each cell. Figure 11 shows an example grid cell for a random layout that contains a variety of feature sizes in both vertical or horizontal line orientations. We are interested in extracting the linewidth and line space information for each cell. Regardless of direction of lines, for consistency we require that the shorter dimension of the rectangle be taken as the linewidth ͑W͒ and the longer dimension be taken as the line length ͑L͒, as shown in Fig. 11 . When the layout object is a polygon, the polygon is split into a set of rectangles, and the same rule applies in determining which dimension is W and which dimension is L for each rectangle. When a line occupies two neighboring grid cells, we still use the same definition of width and length, but use the full width and length of the layout object and not the object cut off at the grid box boundaries. Using this definition of linewidth and line length, layout parameter extraction is done for each cell, and eventually both SH and AH simulation are performed on a cellby-cell basis. In a typical layout, there are many lines of different widths within a cell. A simple approach might be to use the average linewidth and average line space ͑derived from the copper pattern density and average linewidth͒ to perform the electroplating simulation. However, the result would be a poor approximation, because the AH and SH values depend in a nonlinear fashion on the linewidths. In this work, we propose to use a binning approximation to the distribution of linewidths reported from the layout extractor, and then to use this information to further generalize the computation of ''average'' AH and SH within the cell.
In this method, the layout extractor gives a count of the number of lines having a linewidth in each bin of the linewidth distribution. We illustrate this using an example shown in Fig. 10 having a regular array of lines for simplification. Region A contains eight lines of width 1.5 m and space 1.5 m, and region B contains three lines of width 4 m and space 2 m. Thus, for this cell, the minimum width is 1.5 m and the maximum width is 4 m. The average width is (8 ϫ 1.5 ϩ 3 ϫ 4)/11, which is 2.182 m. For our example, the total area occupied by copper is (8 ϫ 1.5 ϫ 40 ϩ 3 ϫ 4 ϫ 40), which is 960 m 2 , and the total area of the grid cell is 40 ϫ 40, which is 1600 m 2 . Thus the copper pattern density, defined as the ratio of the area occupied by copper lines within the grid cell ͑ex-cluding any portion of a line that extends out of the grid of interest͒ to the total area of the grid cell, reported from the layout extractor is 960/1600, which is 0.60 or 60%.
The cutoff values of linewidth for each bin are chosen so that the nonlinear trends can be approximately linearized within each bin. Fine features are sampled more frequently because this is the regime where superfill causes a significant bulging effect. The last bin starts at the critical line width, L W , of 10 m found earlier, because lines with widths greater than L W behave the same way.
The result of the layout extraction for our example cell in Fig. 10 is summarized in Table III , which reports the following layout information for each cell: X and Y location of the cell center, minimum linewidth, average linewidth, maximum linewidth, linewidth bins, total count of lines, average line length, and copper pattern density. For the linewidth bins, eight lines are reported in bin 4, and three counts in bin 5 for our example. Note that the current layout tool is limited in only calculating information on the linewidth, but not on the line space. Thus, line space distributions are not explicitly reported.
Modeling of chip-scale simulation for AH and SH.-The extracted layout parameters are input to the semiempirical plating model to perform the simulations for each grid cell in the chip. This section describes the procedure for performing a chip-scale simulation based on the binned extracted layout information. The key idea is to generalize the ''average'' SH and AH as a weighted average of plating heights across the binned layout information.
First, we assign one representative value for the linewidth for each bin by using the mean of the low and high cutoff values for that bin. For example, our second bin is from a linewidth of 0.35 to 0.5 m, so 0.425 m is used as the representative value of the width for that particular bin. One exception to this rule is the assigned width for bin 7, where the characteristic length, L W , is used as the representative linewidth.
Because the current extractor tool is limited to calculating information on linewidth only, an average line space is derived from the layout extraction result given by using the definition of copper patter density, c , for arrays of lines as indicated in Eq. 7
This can be rearranged to give line space S in terms of the available copper pattern density and width
where S i is the space for the ith bin derived from c and W i is the assigned linewidth for the ith bin. Before the simulation can be performed, we need to derive the area occupied by the lines in each bin, as indicated in Eq. 9
where N i is the number of lines in the ith bin, and L is the average line length in the grid cell. Given this preparation, the AH and the SH simulations can now be performed. First, the AH and SH values are calculated for each bin i as described in Eq. 10 and 11
where a A through e A and a S through e S are the empirically extracted model coefficients for AH and SH, respectively. Once individual array and step heights are found for each bin, the generalized AH and SH are determined by an area-weighted average as follows
where the total area A is the sum of each bin area A i , or A ϭ ͚ A i , as computed in Eq. 9. Some special cases must be considered. When the copper pattern density is near zero, or the total count is zero, then there are no lines in that grid cell, and the cell represents a field region on the chip. Thus, AH is zero and SH is zero. Another boundary case is when the copper pattern density is close to 1 ͑100%͒. This indicates that the grid cell is nearly all trench fill, as if the grid region comes from a middle of a large line or pad on the chip which would be filled conformally. Thus, AH is set to ϪH o , where H o ͑a positive number͒ is the initial trench depth, and SH is set to zero. The computation of AH and SH as expressed in Eq. 12 and 13 ͑including the special cases just discussed͒ is then repeated for all grid cells in the chip to yield a complete chip-scale simulation of the electroplated topography. Based on the SH result, a ''topography density,'' or T , is defined as follows
where c is the layout copper pattern density as computed by the layout extractor. The topography density T represents the area fraction of ''raised'' features, in each grid cell, accounting for both negative and positive SH values. If the SH is positive, the topography density is the same as the layout pattern density, and if the SH is negative, then the topography density is one minus the layout density, as illustrated in Fig. 12 .
Field thickness variation: Extraction and simulation.-Up to this point, we have dealt with AH and SH variations, and have assumed that the nearby wide field regions without any patterned trenches are flat. However, experimental results indicate that there is systematic 
X o , Y o nonnegligible field thickness variation. In this section, we describe an extension of the chip-scale simulation to incorporate this additional field thickness variation. Measurements are taken using the Metapulse tool by Rudolph Technologies on field regions between array structures, marked by numbers indicated on the test mask, as seen in Fig. 13a . The measured data is shown in Fig. 13b , where the range of field thickness is about 1400 Å, and the average is 15,325 Å, which is close to the nominal target thickness of 15,500 Å.
For the measurement sites 1 through 7, the array regions next to each site increase in pitch, and for the measurements sites 8 through 14, the array regions next to each site decrease in pitch. The data indicates that there is an increase in field thickness if there are array regions nearby with large pitch values, and there is a decrease in field thickness if there are array regions nearby with smaller pitch values. Also, it is observed that measurement site 21, which is surrounded by a larger field region, has one of the largest field thicknesses. This observation of a systematic trend indicates that another longer length scale may be at work. The field thickness may depend on nearby structures in a region on the order of hundreds of micrometers, if not millimeters, around the field region of interest because the distance from a field measurement site to a nearby array region is around 0.5-1 mm.
The physical origins of this effect are not clear. 17 However, here we seek again to generate a semiempirical model to capture the observed effect and leave physical investigation to future work. We propose an approach in which we frame the field thickness (FT) variation as a function of the underlying layout patterns, rather than as a function of nearby fill, as shown in Eq. 15.
Here P is a model parameter that specifies the size of the region that influences a particular point of interest. To capture the field thickness variation, we find an average ''surface area'' computed over a region of size P on the chip. This surface area parameter, or SA, tracks both linewidth and space simultaneously and is conceptually based on a total ''exposed'' surface area accounting for sidewalls as well as the tops and bottoms of features, as illustrated in Fig. 14 . The surface area is defined as follows
where SA g is the surface area for grid cell g, A W is the sidewall area, A B is the area of the bottom of the trench, A S is the area of spacing, N is the total number of lines in the cell, L is the average line length, and H o is the patterned trench depth. Here G is the grid size, in our case 40 m.
Based on the surface area SA g , we formulate the following relationship from Eq. 15 to capture the field thickness variation for each grid cell g 
where ␣, C o , and F o are common model parameters for all of the grid cells. Here C o is a constant surface area offset term, and F o is a field thickness constant term. SA g is the average surface area computed over a distance P. Thus, SA g is an averaged value of the underlying cell SA g values, where the average is taken across a substantial number, ( P/G) 2 , of nearby cells. In determining the value of model parameters, SA g is computed for a range of values of P up to 10 mm, which is half the size of our die. Then, for each candidate P and resulting SA g , the model is fit to the data to determine the fit error, and the optimal field thickness model parameters are selected for the case with lowest fit error. This long-range averaging computation of field thickness is similar to the ''planarization length'' averaging used in pattern density-based CMP models 18 and produces a smoothly or slowly varying field thickness across the entire chip. The model parameter extraction result is summarized in Table IV and Fig. 15 and indicates that all model variables are significant with a good model fit.
Using the field thickness variation predicted by this model, instead of the nominal or uniform average for field thickness, the final copper thickness, TT g , can be found as the sum of the field thickness and the AH in each grid g
Chip-Scale Simulation and Prediction Results
The procedure for chip-scale simulation using the semiempirical feature and field thickness plating models, coupled to layout distribution information, was described in the previous section. In this section, we present simulation results for SH, AH, final thickness, and as-plated topography density. First, results are shown to evaluate how well the model is able to fit the calibration experiment. Second, prediction results are shown to determine how well the fitted model applies to a different ''random'' layout. Figure 16 shows the result of the chip-scale simulation of AH and SH on the test mask ͑MIT mask version 1.2͒ that is used to calibrate the model. Qualitatively, the AH and SH maps resemble the structures on the test mask. For instance, the topmost left corner is a structure with the smallest feature size on this mask, and the AH simulation is the highest in that array region, as we have seen in the AH trend. When the simulation result is compared to the data used to calibrate the model, the rms errors of AH and SH are 440 and 420 Å, respectively. These values are slightly larger than the fitting rms errors of 430 and 330 Å for AH and SH models, respectively, in the underlying feature level models. The small increase in the error is due to the fact that we are now dealing with distribution and derived layout parameter values, rather than true values of linewidth and space in the layout. The closeness of the chip-scale values to the fit errors appears to confirm that the generalized averaging approach proposed in the section on the chip-scale simulation procedure is a good approximation. for predicting the surface topography for a different complex layout as described in the section on characterization and modeling methodology. For this verification of the chip-scale prediction, a patterned wafer containing both test structures and product-like regions is electroplated with the same process used to calibrate the model. After the wafer is electroplated, measurements of AH, SH, and copper field thickness are taken at about 60 locations in a representative die and compared to the prediction result from the chip-scale simulation. Figure 17 shows the prediction result of the chip-scale simulation for the AH and the comparison to measurement data. The comparison shows that the rms error is about 870 Å; for a nominal copper thickness of 15,000 Å, this corresponds to about 5.8% error. We note that in some regions ͑sites 10 to 40͒, the model overpredicts the magnitude of AH. This is believed to be caused by nearby dummy fills around the measured region consisting of lines that span about 10-20 m wide; the simulation accounts for these dummy fills in its 40 m wide cell, whereas our measurement is done for the AH created by the lines excluding the nearby dummy fills. In other regions that are more product chip like ͑sites 40 to 55͒, the model predicts relatively little AH, while Ϯ1000 Å is observed. This may be due to difficulties and errors in the measurement of AH where there are no clearly defined field areas to level profile surface traces.
Chip-scale simulation calibration results.-

Chip-scale prediction and verification result for arbitrary layout.-This section presents simulation results and the verification
The chip-scale result of the SH prediction is shown in Fig. 18 along with the comparison between the simulated result and measurement data. The SH prediction is made based on absolute values to avoid the positive and negative height cancellation effect as described earlier, and an rms error of 479 Å is obtained. The range of observed SH is about 2100 Å, and the model captures the spatial dependency fairly well. We conjecture that the averaging and diescale discretization contribute to larger errors in truly random layouts, compared to relatively large and uniform test structures used in model extraction.
The field thickness variation across the entire chip is shown in Fig. 19 with the comparison to data shown on the right of the figure. The field thickness model produces a good first-order prediction. The plot of field thickness vs. average surface area shows that the electroplated field copper is thinner in regions with higher average surface area of the layout patterns; these cause a greater bulging effect, and this bulged region reduces the field thickness nearby.
By adding the field thickness result to the AH, the total copper thickness is obtained, as shown in Fig. 20a . The prediction indicates that the thickness varies from 0.9 to almost 2 m, which gives a range of more than 1 m thickness difference across the chip. In addition to thickness and relative height predictions, the layout density and as-plated topography density are shown in Fig. 20b and c. Similar to the result for the test mask, there is a great difference between the layout density and the topography density. The topography density is an important input to the subsequent CMP process modeling, which relates removal rate to pattern density of raised features.
We have described the result of the chip-scale prediction for a complex layout and verified it with actual data. There is a good match between the prediction result and the measured data.
Conclusions
This paper has presented a methodology for chip-scale modeling of electroplated copper surface topography. A dedicated test mask, consisting of a wide range of patterns, is used as a vehicle to capture the key pattern dependencies. Based on the characterization, a semiempirical response surface model is developed. Once the model is calibrated using experimental data for a particular plating process, it is applied to perform chip-scale simulation for surface topography variation. Chip-scale simulation is based on average topography on a 40 ϫ 40 m discretized grid through the concept of average AH and average SH. To perform the SH and AH simulations across an entire chip, layout parameters are extracted based on distributions of line sizes from the layout within this grid. Then, the chip-scale simulation procedure is carried out to obtain the surface topography variation for that chip; we demonstrate successful simulation for a complex layout ͑different than that used to calibrate the plating model͒ for prediction of chip-scale topography variations including the field region thickness variation across the chip. We have found a good match between the prediction result and measured data. This methodology provides the first known chip-scale prediction of electroplated topography.
